

FIG. 1





FIG. 2



3/38




FIG. 3

4/38






FIG. 6



6/38




FIG. 7









FIG. 8

**FIG. 12**



9/38



10/38

INPUT VOLTAGE (AD0-AGND)	ADC DATA WORD	
REF x (4095/4096)	0x0FFF	ADWINT NOT AFFECTED
	0x0201	ADWINT NOT AFFECTED
REF x (512/4096)	0x0200	ADCOLTH:ADCOLTL
	0x01FF	ADWINT=1
	0x0101	ADWINT NOT AFFECTED
REF x (256/4096)	0x0100	ADCOLTH:ADCOLTL
	0x00FF	ADWINT=1
0	0x0000	ADWINT=1

GIVEN:

AMX0SL=0x00, AMX0CF=0x00, ADJUST=0,
ADCOLTH:ADCOLTL=0x0200,
ADCOLTH:ADCOLTL=0x0100.

AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDOW
COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC
DATA WORD IS < 0x0200 AND > 0x0100.

GIVEN:

AMX0SL=0x00, AMX0CF=0x00, ADJUST=0,
ADCOLTH:ADCOLTL=0x0100,
ADCOLTH:ADCOLTL=0x0200.

AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDOW
COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC
DATA WORD IS < 0x0100 OR > 0x0200.

TO FIG. 13B

FIG. 13A

FIG. 13B

FROM FIG. 13A

INPUT VOLTAGE (AD0-AD1)	ADC DATA WORD	INPUT VOLTAGE (AD0-AD1)	ADC DATA WORD
REF x (4095/4096)	0x07FF	REF x (4095/4096)	0x07FF
	0x0101		0x0101
REF x (256/4096)	0x0100	REF x (256/4096)	0x0100
	0x00FF		0x00FF
	0x0000		0x0000
REF x (-1/4096)	0xFFFF	REF x (-1/4096)	0xFFFF
	0xFFFE		0xFFFE
--REF	0xF800	--REF	0xF800

ADWINT
NOT AFFECTED

ADC0GTH:ADC0GTL

ADWINT=1

ADC0GTH:ADC0GTL

ADWINT
NOT AFFECTED

ADWINT=1

ADC0GTH:ADC0GTL

ADWINT
NOT AFFECTED

ADC0LTH:ADC0LTL

ADWINT=1

GIVEN:

AMX0SL=0x00, AMX0CF=0x01, ADJUST=0,
 ADC0LTH:ADC0LTL=0x0100,
 ADC0GTH:ADC0GTL=0xFFFF.

AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDOW
 COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC
 DATA WORD IS < 0x0100 AND > 0xFFFF. (TWO'S
 COMPLEMENT MATH.)

GIVEN:

AMX0SL=0x00, AMX0CF=0x01, ADJUST=0,
 ADC0LTH:ADC0LTH=0xFFFF,
 ADC0GTH:ADC0GTL=0x0100.

AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDOW
 COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC
 DATA WORD IS < 0xFFFF OR > 0x0100. (TWO'S COMPLEMENT
 MATH.)

INPUT VOLTAGE (AD0-AGND)	ADC DATA WORD	INPUT VOLTAGE (AD0-AGND)	ADC DATA WORD
REF x (4095/4096)	0xFFFF	REF x (4095/4096)	0xFFFF
	0x2010		0x2010
REF x (512/4096)	0x2000	REF x (512/4096)	0x2000
	0x1FF0		0x1FF0
	0x1010		0x1010
REF x (256/4096)	0x1000	REF x (256/4096)	0x1000
	0x0FF0		0x0FF0
	0x0000		0x0000

GIVEN:

AMXOSL=0x00, AMXOCF=0x00, ADJUST=1,
ADCOLTH:ADCOLTL=0x2000,
ADCOGTH:ADCOGTL=0x1000.

AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDOW
COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC
DATA WORD IS < 0x2000 AND > 0x1000.

GIVEN:

AMXOSL=0x00, AMXOCF=0x00, ADJUST=1,
ADCOLTH:ADCOLTL=0x1000,
ADCOGTH:ADCOGTL=0x2000.

AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDOW
COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC
DATA WORD IS < 0x1000 OR > 0x2000.

TO FIG. 14B

FIG. 14A

FIG. 14B

FROM FIG. 14A

INPUT VOLTAGE (AD0-AD1)	ADC DATA WORD	INPUT VOLTAGE (AD0-AD1)	ADC DATA WORD
REF x (4095/4096)	0x7FF0	REF x (4095/4096)	0x7FF0
	0x1010		0x1010
REF x (256/4096)	0x1000	REF x (256/4096)	0x1000
	0x0FF0		0x0FF0
	0x0000		0x0000
REF x (-1/4096)	0xFF0	REF x (-1/4096)	0xFF0
	0xFFE0		0xFFE0
	0x8000		0x8000

ADWINT
NOT AFFECTEDADWINT
NOT AFFECTEDADWINT
NOT AFFECTEDADWINT
NOT AFFECTEDADWINT
NOT AFFECTEDADWINT
NOT AFFECTEDADWINT
NOT AFFECTED

GIVEN:

AMX0SL=0x00, AMX0CF=0x01, ADJUST=1,
ADCOLTH:ADCOLTL=0x1000,
ADCOGTH:ADCOGTL=0xFF0.

AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDOW
COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC
DATA WORD IS < 0x1000 AND > 0xFF0. (TWO'S
COMPLEMENT MATH.)

GIVEN:

AMX0SL=0x00, AMX0CF=0x01, ADJUST=1,
ADCOLTH:ADCOLTL=0xFF0,
ADCOGTH:ADCOGTL=0x1000.

AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDOW
COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC
DATA WORD IS < 0xFF0 OR > 0x1000. (TWO'S COMPLEMENT
MATH.)

14/38

FIG. 15





FIG. 18




FIG. 16





FIG. 17

FIG. 19






FIG. 20





FIG. 22

**FLASH READ LOCK BYTE**

BITS 7-0: EACH BIT LOCKS A CORRESPONDING BLOCK OF MEMORY. (BIT 7 IS MSB.)

0: READ OPERATIONS ARE LOCKED (DISABLED) FOR CORRESPONDING BLOCK ACROSS THE JTAG INTERFACE.

1: READ OPERATIONS ARE UNLOCKED (ENABLED) FOR CORRESPONDING BLOCK ACROSS THE JTAG INTERFACE.

FLASH WRITE/ERASE LOCK BYTE

BITS 7-0: EACH BIT LOCKS A CORRESPONDING BLOCK OF MEMORY.

0: WRITE/ERASE OPERATIONS ARE LOCKED (DISABLED) FOR CORRESPONDING BLOCK ACROSS THE JTAG INTERFACE.

1: WRITE/ERASE OPERATIONS ARE UNLOCKED (ENABLED) FOR CORRESPONDING BLOCK ACROSS THE JTAG INTERFACE.

FLASH ACCESS LIMIT REGISTER (FLACL)

THE CONTENT OF THIS REGISTER IS USED AS THE HIGH BYTE OF THE 16-BIT SOFTWARE READ LIMIT ADDRESS. THE 16-BIT READ LIMIT ADDRESS VALUE IS CALCULATED AS 0xNN00 WHERE NN IS REPLACED BY CONTENT OF THIS REGISTER ON RESET. SOFTWARE RUNNING AT OR ABOVE THIS ADDRESS IS PROHIBITED FROM USING THE MOVX AND MOVC INSTRUCTIONS TO READ, WRITE, OR ERASE, LOCATIONS BELOW THIS ADDRESS. ANY ATTEMPTS TO READ LOCATIONS BELOW THIS LIMIT WILL RETURN THE VALUE 0x00.

FIG. 21

FIG. 23





FIG. 24

21/38

FIG. 25A








FIG. 26





24/38






FIG. 31




FIG. 34




FIG. 32A





FIG. 32B








FIG. 38





FIG. 39






FIG. 40




FIG. 41

FIG. 42





FIG. 43










FIG. 44



```
(FOR n=0 TO 4)
```





38/38

